Network Computing is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

3Par Intros Third-Gen Array

FREMONT, Calif. -- 3PAR (NYSE Arca: PAR), the leading global provider of utility storage, introduced today the 3PAR InServ® T400 and T800 Storage Servers, built on a third-generation 3PAR InSpire® Architecture that features the 3PAR Gen3 ASIC with integrated fat-to-thin processing. With the delivery of the new T-Class arrays, 3PAR has become the first storage vendor to incorporate efficient, silicon-based thin technologies into system hardware. The InServ T800 also set a new Storage Performance Council Benchmark™ 1 (SPC-1) record1, doubling the performance of the previous generation of InServ arrays to become the fastest single-system storage array according to published results on file with the Storage Performance Council (SPC).

Thin Built In™ Design

The 3PAR Gen3 ASICs within the T-Class arrays feature a Thin Built In™ design to increase capacity utilization while maintaining high service levels. This design incorporates detection of allocated but unused capacity (“zero-detection” capability) into the 3PAR Gen3 ASIC to offer a silicon-based mechanism for fat-to-thin volume conversions. These fat-to-thin volume conversions are intended to boost capacity utilization by removing allocated but unused space from traditional volumes. 3PAR is the first in the industry to commercially ship storage systems with fat-to-thin capability designed into the hardware architecture of its arrays.

The Thin Built In architecture of the T-Class arrays was designed to preserve service levels and prevent disruption to production workloads during migration of “fat” volumes from other storage platforms to new “thin” volumes on the InServ. When fat-to-thin volume conversions take place in specialized silicon, controller CPU and memory resources are not diverted away from application workloads. This averts the negative performance impact of a software-based fat-to-thin implementation.

3PAR Inc.