Upcoming Events

Where the Cloud Touches Down: Simplifying Data Center Infrastructure Management

Thursday, July 25, 2013
10:00 AM PT/1:00 PM ET

In most data centers, DCIM rests on a shaky foundation of manual record keeping and scattered documentation. OpManager replaces data center documentation with a single repository for data, QRCodes for asset tracking, accurate 3D mapping of asset locations, and a configuration management database (CMDB). In this webcast, sponsored by ManageEngine, you will see how a real-world datacenter mapping stored in racktables gets imported into OpManager, which then provides a 3D visualization of where assets actually are. You'll also see how the QR Code generator helps you make the link between real assets and the monitoring world, and how the layered CMDB provides a single point of view for all your configuration data.

Register Now!

A Network Computing Webinar:
SDN First Steps

Thursday, August 8, 2013
11:00 AM PT / 2:00 PM ET

This webinar will help attendees understand the overall concept of SDN and its benefits, describe the different conceptual approaches to SDN, and examine the various technologies, both proprietary and open source, that are emerging. It will also help users decide whether SDN makes sense in their environment, and outline the first steps IT can take for testing SDN technologies.

Register Now!

More Events »

Subscribe to Newsletter

  • Keep up with all of the latest news and analysis on the fast-moving IT industry with Network Computing newsletters.
Sign Up

AMD's Opteron Dual-Core Processors

The Plan

The elegance of AMD's dual-core CPU lies in the method used to link the two processing cores on the chip. The plan for the 64-bit chips included a dual-ported System Request Queue and Crossbar, technology designed to directly connect one processor/cache core--and, eventually, two of them--to the integrated memory controller and HyperTransport pipelines. Now that dual-core technology is available, the second port can be put to use.

As with earlier Opterons, the 875 chip has a dedicated memory controller, so every new processor socket added to a system board increases the memory bandwidth by another 144-bit, 6.4-GBps data path. Although the 875's two cores share the same memory controller, the vendor says this impacts memory performance by less than 10 percent.

AMD's approach differs dramatically from Intel's Hyper-Threading technology, which only emulates a second virtual processor and lets two threads execute in parallel on a single core. Although this has proved to be a good use of processing cycles, both threads share the resources of a single processor. Intel also has introduced a dual-core Pentium for the desktop, but the design requires an entirely new support chipset and continues to rely on Intel's aging front-side bus technology.

Good
• Well-planned, high-performance architecture
• Backward-compatible with existing chipsets
• Excellent 32- and 64-bit performance


Page:  1 | 2345  | Next Page »


Related Reading


More Insights


Network Computing encourages readers to engage in spirited, healthy debate, including taking us to task. However, Network Computing moderates all comments posted to our site, and reserves the right to modify or remove any content that it determines to be derogatory, offensive, inflammatory, vulgar, irrelevant/off-topic, racist or obvious marketing/SPAM. Network Computing further reserves the right to disable the profile of any commenter participating in said activities.

 
Disqus Tips To upload an avatar photo, first complete your Disqus profile. | Please read our commenting policy.
 
Vendor Comparisons
Network Computing’s Vendor Comparisons provide extensive details on products and services, including downloadable feature matrices. Our categories include:

Research and Reports

August 2013
Network Computing: August 2013



TechWeb Careers