The event had a bit more intrigue than most processor news events because of HP's lawsuit against Oracle, which concluded earlier this year. Oracle had declared that new versions of its database software would no longer support HP's high-end servers. These servers--including new Integrity products, also announced Tuesday--run on Itanium, which HP originated before Intel joined as a collaborator. The future of the platform seemed imperiled when HP alleged contract infringement and sued, and even the decision, which saw Oracle resume Itanium support, didn't clarify where the processor family was headed.
On Thursday, Rory McInerney, the GM of Intel's Server Group and MC for the announcement, offered enough information to confirm Itanium will remain an ongoing project--if not also a changing one, thanks to the infusion of Xeon features, detailed below.
McInerney also verified Poulson's improvements, which were first hinted at when product details were accidently posted in July. How these benefits will stack up to competing platforms, such as IBM's recently updated Power line, remains to be seen, but it's clear that Tukwila users who upgrade their systems to Poulson should expect meaningful performance gains.
The 9500 chips trade their predecessor's 65nm architecture for 32nm technology and come in four varieties, each of which is advertised as delivering distinct cost-to-performance benefits. Depending on the model, the new iron either matches Tukwila's four cores or doubles the number to eight. Clock speeds range from 1.73 GHz to 2.53 GHz, with the top model offering a 40% boost in processing power relative to the previous generation. The chips include up to 54 Mbytes of on-die memory and enable 2-Tbyte DIMMs in a four-socket configuration. McInerney said the chips offer 33% greater bandwidth and also asserted that they draw 8% less power when active and 80% less when idle. All these features together, he says, amount to 2.4 times better performance than that of the 9300 series.
The new chips' improvements extend beyond specs and speeds. McInerney said, for example, that Poulson features thread-level parallelism, which would reduce the number of stalled instruction strings. He also touted hardware-software marriages, such as error detection that occurs in the firmware, as engines for improved system stability. Cache Safe Technology, which has migrated to Itanium from Intel's Xeon chips, received particular attention--the feature allows the CPU to recognize when memory bits fail, and to block the offending row or column from being used in the future.
Though Intel has discussed the idea for years, the porting of Xeon characteristics to Itanium portends shakeups in Intel's architecture strategy. McInerney alluded to the need for a shift throughout the presentation, including an opening portion in which he outlined the tension between x86 systems--which include the Xeon E7 family and power the most of the world's cloud offerings--and the Linux-compatible mainframe OSes that Itanium drives. "It means we want to take critical systems, consolidate them into new hardware, and engender confidence that it will be ready for the future," he said.
McInerney said that a new design process has been developed for the next Itanium iteration, code-named "Kittson." Called the "Modular Development Model," the process allows both E7 and Itanium chips to share certain components, ranging from silicon-level elements to socket compatibility. The result is that the E7 family gains upstream features while Itanium enjoys more favorable economies of scale. It also allows OEMs to develop single motherboards for both architectures. This process should improve customer choice.